Nice catch ;) But wasn't Intel suggesting in not relying on the old
"strict" ordering rules? IOW shouldn't an mfence always be there? Not only
loads could leak up into the wait phase, but stores too, if they have no
dependency with the "head" and "tail" loads.