login
Login
/
Register
Search
Search this site:
Forums
News
Blogs
Features
Site
Home
»
Mailing list archives
»
linux-kernel
»
2010
»
April
»
1
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
view
thread
Previous message: [
thread
] [
date
] [
author
]
Next message: [
thread
] [
date
] [
author
]
[view in full thread]
From: Lin Ming
Subject:
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
Date: Wednesday, March 31, 2010 - 7:14 pm
On Thu, 2010-04-01 at 01:05 +0800, Cyrill Gorcunov wrote:
quoted text
> On Wed, Mar 31, 2010 at 08:26:47PM +0400, Cyrill Gorcunov wrote: > > On Wed, Mar 31, 2010 at 08:15:23PM +0400, Cyrill Gorcunov wrote: > > > On Tue, Mar 30, 2010 at 09:04:00PM +0200, Peter Zijlstra wrote: > > > > On Tue, 2010-03-30 at 22:29 +0400, Cyrill Gorcunov wrote: > > > [...] > > > > > > > [...] > > > +static inline bool p4_is_odd_cpl(u32 escr) > > > +{ > > > + unsigned int t0 = (escr & P4_ESCR_T0_ANY) << 0; > > > + unsigned int t1 = (escr & P4_ESCR_T1_ANY) << 2; > > > + > > > + if ((t0 ^ t1) != t0) > > > + return true; > > > > /me in shame: This is bogus, Peter don't take it yet. > > > > Updated > > -- Cyrill > --- > x86, perf: P4 PMU -- check for permission granted on ANY event v2 > > In case if a caller (user) asked us to count events with > some weird mask we should check if this priviledge has been > granted since this could be a mix of bitmasks we not like > which but allow if caller insist. > > By ANY event term the combination of USR/OS bits in ESCR > register is assumed.
I'll test this patch. Does it need to be applied on top of Robert's patch? Lin Ming
quoted text
> > CC: Peter Zijlstra <peterz@infradead.org> > Signed-off-by: Cyrill Gorcunov <gorcunov@openvz.org> > --- > arch/x86/include/asm/perf_event_p4.h | 17 +++++++++++++++++ > arch/x86/kernel/cpu/perf_event_p4.c | 24 +++++++++++++++++++++--- > 2 files changed, 38 insertions(+), 3 deletions(-) > > Index: linux-2.6.git/arch/x86/include/asm/perf_event_p4.h > ===================================================================== > --- linux-2.6.git.orig/arch/x86/include/asm/perf_event_p4.h > +++ linux-2.6.git/arch/x86/include/asm/perf_event_p4.h > @@ -33,6 +33,9 @@ > #define P4_ESCR_T1_OS 0x00000002U > #define P4_ESCR_T1_USR 0x00000001U > > +#define P4_ESCR_T0_ANY (P4_ESCR_T0_OS | P4_ESCR_T0_USR) > +#define P4_ESCR_T1_ANY (P4_ESCR_T1_OS | P4_ESCR_T1_USR) > + > #define P4_ESCR_EVENT(v) ((v) << P4_ESCR_EVENT_SHIFT) > #define P4_ESCR_EMASK(v) ((v) << P4_ESCR_EVENTMASK_SHIFT) > #define P4_ESCR_TAG(v) ((v) << P4_ESCR_TAG_SHIFT) > @@ -134,6 +137,20 @@ > #define P4_CONFIG_HT_SHIFT 63 > #define P4_CONFIG_HT (1ULL << P4_CONFIG_HT_SHIFT) > > +/* > + * typically we set USR or/and OS bits for one of the > + * threads only at once, any other option is treated > + * as "any" > + */ > +static inline bool p4_is_any_cpl(u32 escr) > +{ > + if ((escr & P4_ESCR_T0_ANY) && > + (escr & P4_ESCR_T1_ANY)) > + return true; > + > + return false; > +} > + > static inline bool p4_is_event_cascaded(u64 config) > { > u32 cccr = p4_config_unpack_cccr(config); > Index: linux-2.6.git/arch/x86/kernel/cpu/perf_event_p4.c > ===================================================================== > --- linux-2.6.git.orig/arch/x86/kernel/cpu/perf_event_p4.c > +++ linux-2.6.git/arch/x86/kernel/cpu/perf_event_p4.c > @@ -443,13 +443,18 @@ static int p4_hw_config(struct perf_even > return 0; > > /* > + * a caller may ask for something definitely weird and > + * screwed, sigh... > + */ > + escr = p4_config_unpack_escr(event->attr.config); > + if (p4_is_any_cpl(escr) && perf_paranoid_cpu() && !capable(CAP_SYS_ADMIN)) > + return -EACCES; > + > + /* > * We don't control raw events so it's up to the caller > * to pass sane values (and we don't count the thread number > * on HT machine but allow HT-compatible specifics to be > * passed on) > - * > - * XXX: HT wide things should check perf_paranoid_cpu() && > - * CAP_SYS_ADMIN > */ > event->hw.config |= event->attr.config & > (p4_config_pack_escr(P4_ESCR_MASK_HT) | > @@ -630,6 +635,19 @@ static void p4_pmu_swap_config_ts(struct > escr = p4_config_unpack_escr(hwc->config); > cccr = p4_config_unpack_cccr(hwc->config); > > + /* > + * for non-standart configs we don't clobber cpl > + * related bits so it's preferred the caller don't > + * use this mode > + */ > + if (unlikely(p4_is_any_cpl(escr))) { > + if (p4_ht_thread(cpu)) > + hwc->config |= P4_CONFIG_HT; > + else > + hwc->config &= ~P4_CONFIG_HT; > + return; > + } > + > if (p4_ht_thread(cpu)) { > cccr &= ~P4_CCCR_OVF_PMI_T0; > cccr |= P4_CCCR_OVF_PMI_T1;
--
unsubscribe notice
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to
majordomo@vger.kernel.org
More majordomo info at
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at
http://www.tux.org/lkml/
Previous message: [
thread
] [
date
] [
author
]
Next message: [
thread
] [
date
] [
author
]
Messages in current thread:
[PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Robert Richter
, (Mon Mar 29, 9:36 am)
[PATCH 1/3] perf/core, x86: undo some some *_counter* -> * ...
, Robert Richter
, (Mon Mar 29, 9:36 am)
[PATCH 2/3] perf/core, x86: removing p6_pmu_raw_event()
, Robert Richter
, (Mon Mar 29, 9:36 am)
[PATCH 3/3] perf/core, x86: implement ARCH_PERFMON_EVENTSE ...
, Robert Richter
, (Mon Mar 29, 9:36 am)
Re: [PATCH 3/3] perf/core, x86: implement ARCH_PERFMON_EVE ...
, Peter Zijlstra
, (Mon Mar 29, 9:48 am)
Re: [PATCH 3/3] perf/core, x86: implement ARCH_PERFMON_EVE ...
, Robert Richter
, (Mon Mar 29, 10:01 am)
Re: [PATCH 3/3] perf/core, x86: implement ARCH_PERFMON_EVE ...
, Robert Richter
, (Tue Mar 30, 2:28 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Stephane Eranian
, (Tue Mar 30, 3:11 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Robert Richter
, (Tue Mar 30, 6:41 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Stephane Eranian
, (Tue Mar 30, 6:53 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Peter Zijlstra
, (Tue Mar 30, 8:00 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Cyrill Gorcunov
, (Tue Mar 30, 8:11 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Stephane Eranian
, (Tue Mar 30, 8:31 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Robert Richter
, (Tue Mar 30, 8:59 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Peter Zijlstra
, (Tue Mar 30, 9:55 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Cyrill Gorcunov
, (Tue Mar 30, 10:11 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Robert Richter
, (Tue Mar 30, 10:24 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Cyrill Gorcunov
, (Tue Mar 30, 11:29 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Peter Zijlstra
, (Tue Mar 30, 12:04 pm)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Cyrill Gorcunov
, (Tue Mar 30, 12:18 pm)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Cyrill Gorcunov
, (Wed Mar 31, 9:15 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Cyrill Gorcunov
, (Wed Mar 31, 9:26 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Cyrill Gorcunov
, (Wed Mar 31, 10:05 am)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Lin Ming
, (Wed Mar 31, 7:14 pm)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Lin Ming
, (Wed Mar 31, 11:47 pm)
Re: [PATCH 0/3] perf/core, x86: unify perfctr bitmasks
, Peter Zijlstra
, (Thu Apr 1, 3:36 am)
[tip:perf/core] perf, x86: Undo some some *_counter* -> *_ ...
, tip-bot for Robert R ...
, (Fri Apr 2, 12:09 pm)
[tip:perf/core] perf, x86: implement ARCH_PERFMON_EVENTSEL ...
, tip-bot for Robert R ...
, (Fri Apr 2, 12:09 pm)
[tip:perf/core] perf, x86: Fix up the ANY flag stuff
, tip-bot for Peter Zi ...
, (Fri Apr 2, 12:09 pm)
Navigation
Mailing list archives
Recent posts
Popular discussions
linux-kernel
:
Mel Gorman
Re: [PATCH 1/4] vmstat: remove zone->lock from walk_zones_in_node
Guenter Roeck
Re: [lm-sensors] Location for thermal drivers
David Woodhouse
Re: RFC: Moving firmware blobs out of the kernel.
Siddha, Suresh B
Re: [PATCH 2.6.21 review I] [11/25] x86: default to physical mode on hotplug CPU k...
Peter Zijlstra
Re: [patch 4/6] mm: merge populate and nopage into fault (fixes nonlinear)
git-commits-head
:
Linux Kernel Mailing List
[MIPS] Fix potential latency problem due to non-atomic cpu_wait.
Linux Kernel Mailing List
USB: rename USB_SPEED_VARIABLE to USB_SPEED_WIRELESS
Linux Kernel Mailing List
lib/vsprintf.c: fix bug omitting minus sign of numbers (module_param)
Linux Kernel Mailing List
[Bluetooth] Initiate authentication during connection establishment
Linux Kernel Mailing List
[POWERPC] 4xx: Add ppc40x_defconfig
linux-netdev
:
MERCEDES
Your mail id has won 950,000.00 in the MERCEDES Benz Online Promo.for claims send:
David Miller
Re: [PATCH] xen/netfront: do not mark packets of length < MSS as GSO
David Miller
Re: skb_segment() questions
Shan Wei
[RFC PATCH net-next 2/5]IPv6:netfilter: Send an ICMPv6 "Fragment Reassembly Timeou...
Stanislaw Gruszka
[PATCH 1/4] bnx2x: use smp_mb() to keep ordering of read write operations
git
:
Nicolas Sebrecht
git-svn died of signal 11 (was "3 failures on test t9100 (svn)")
Junio C Hamano
Re: [PATCH 2/2] Add url.<base>.pushInsteadOf: URL rewriting for push only
Martin Langhoff
Re: [PATCH] GIT commit statistics.
Alexandre Julliard
[PATCH] gitweb: Put back shortlog instead of graphiclog in the project list.
Josh Triplett
[PATCH 2/2] Add url.<base>.pushInsteadOf: URL rewriting for push only
openbsd-misc
:
Taisto Qvist XX
Re: AMD GEODE LX-800 just works with kernel from install42.iso and kernelpanics wi...
Nico Meijer
Re: gOS Develop Kit with VIA pc-1 Processor Platform VIA C7-D
Andreas Bihlmaier
Re: jetway board sensors (Fintek F71805F)
admin
Drive a 2009 car from R799p/m
Antti Harri
Re: how to create a sha256 hash
Colocation donated by:
Syndicate